

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 10/07/2004

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO		
09/753,052 12/28/2000		Ravi Kumar Arimilli	AUS920000679US1	9307		
42640	7590 10/07/2004		EXAM	EXAMINER		
	YUDELL LLP I CAPITAL OF TEXAS HW	HARKNESS, O	HARKNESS, CHARLES A			
SUITE 2110	I CALITAL OF TEXAS HW	ART UNIT	PAPER NUMBER			
AUSTIN, TX	78759	2183				

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicati	on No.	Applicant(s)	~~~ <i>\</i> /			
Office Action Summary		09/753,0	52	ARIMILLI ET AL.				
		Examine	r	Art Unit				
		1	Harkness	2183				
Period fo	The MAILING DATE of this communication or Reply	appears on the	e cover sheet with	the correspondence addr	ess			
THE - Exte after - If the - If NC - Failt Any	ORTENED STATUTORY PERIOD FOR REIMAILING DATE OF THIS COMMUNICATIOnsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a period for reply is specified above, the maximum statutory perior to reply within the set or extended period for reply will, by stareply received by the Office later than three months after the material part of the provided patent term adjustment. See 37 CFR 1.704(b).	N. R. 1.136(a). In no everely within the stated in the state in the state in the state in the apply and we have the apply apply apply and we have the apply and apply	ent, however, may a repl utory minimum of thirty (: ill expire SIX (6) MONTH lication to become ABAN	y be timely filed  30) days will be considered timely. IS from the mailing date of this comr	nunication.			
Status								
1)[🛛	Responsive to communication(s) filed on 18	3 June 2004.						
2a)⊠	This action is <b>FINAL</b> . 2b) This action is non-final.							
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dii4		ei Ex parte Qt	iayie, 1935 C.D. 1	11, 453 O.G. 213.				
_	on of Claims							
4)⊠	Claim(s) <u>1-20</u> is/are pending in the application.							
<b>E</b> \□	4a) Of the above claim(s) is/are withdrawn from consideration.							
	Claim(s) is/are allowed. Claim(s) <u>1-20</u> is/are rejected.							
	Claim(s) is/are objected to.							
	Claim(s) are subject to restriction and	d/or election r	equirement.					
Applicat	on Papers							
9)	The specification is objected to by the Exam	iner.						
-	The drawing(s) filed on is/are: a) a		objected to by	the Examiner.				
	Applicant may not request that any objection to t		-					
	Replacement drawing sheet(s) including the corr				• •			
11)	The oath or declaration is objected to by the	Examiner. No	ote the attached C	Office Action or form PTO-	-152.			
Priority (	ınder 35 U.S.C. § 119							
a)l	Acknowledgment is made of a claim for foreignal All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure See the attached detailed Office action for a least	ents have bee ents have bee riority docume eau (PCT Rul	n received. n received in App ents have been re e 17.2(a)).	olication No ceived in this National Sta	age			
			p 2	· · <del></del> ·				
Attachmen	t(s)							
1) Notic	e of References Cited (PTO-892)		4) Interview Sum	nmary (PTO-413)				
2) 🔲 Notic	e of Draftsperson's Patent Drawing Review (PTO-948)		Paper No(s)/N	/lail Date				
3) 🔲 Inform Pape	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 r No(s)/Mail Date	ບ8)	6) Other:	mal Patent Application (PTO-15	o2)			

Art Unit: 2183

### **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over McCrory, U.S. Patent Number 6,513,057 (herein referred to as McCrory) in view of Jayakumar U.S. Patent Number 5,904,733 (herein referred to as Jayakumar) in further view of Derrick et al., U.S. Patent Number 5,704,058 (herein referred to as Derrick).
- 2. Referring to claim 1 McCrory has taught a data processing system comprising:
  a first processor with a first operational characteristics on a system planar and a second
  heterogenous processor on said system planar (McCrory column 2 lines 27-47, abstract, column
  5 line 66-column 6 line 8),

wherein said interconnection means enables said first processor and said second, heterogenous processor to collectively operate as a symmetric multiprocessor (SMP) system (McCrory column 2 lines 27-47, abstract, column 5 line 66-column 6 line 8; the processors can be from different processor families altogether, or can be from the same family can be different processor models);

Wherein said interconnection means and said enhanced operating system support backward and forward compatibility amongst said first processor (McCrory column 2 lines 27-47, abstract, column 5 line 66-column 6 line 40; the processors of the same family will be

backwards compatible with the other processors in the same family, the Intel 80486 and Pentium, which are discussed would have the Pentium being backwards compatible with the 80486). McCrory has not taught having an interconnection means for later connecting a second, heterogenous processor on said system planar. Jayakumar has taught adding additional processors in an SMP environment (Jayakumar column 1 lines 10-26). Although Jayakumar has taught a traditional SMP environment, while McCrory has taught a heterogeneous SMP system, one of ordinary skill in the art at the time of the invention would recognize the benefit it adding additional processors, from different families, or from the same families of processors, to increase the resources and computing power of the system as a whole. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to have an interconnection means for later connecting a second, heterogeneous processor to increase the system's processing power.

McCroy and Jayakumar have not taught:

An enhanced operating system (OS) that supports inter-processing operations between said first processor and said second processor including cache coherency operations based on a collective memory configuration of the SMP, wherein said OS logs operating characteristics and cache topology data of each processor connected to the interconnection means to calculate a most efficient work allocation among processors (;

and said second heterogeneous processor and provides system centric enhancements for inter-processor operations including cache intervention, prefetching, and intelligent cache states.

Derrick has taught:

An enhanced operating system (OS) that supports inter-processing operations between said first processor and said second processor including cache coherency operations based on a collective memory configuration of the SMP, wherein said OS logs operating characteristics and cache topology data of each processor connected to the interconnection means to calculate a most efficient work allocation among processors (Derrick column 1 lines 15-57, column 3 lines 7-17);

and provides system centric enhancements for inter-processor operations including cache intervention, prefetching, and intelligent cache states (Derrick column 1 lines 15-57, column 3 lines 7-17). It would have been obvious to one of ordinary skill in the art at the time of the invention to provide an enhanced cache system for a system containing a plurality of processors. Derrick has taught how to provide optimized bus bandwidth for the caches (Derrick column 2 lines 4-22). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to provide an enhanced cache system for a system containing a plurality of processors to allow for optimized bus bandwidth.

3. Referring to claim 2 the combination of McCrory, Jayakumar, and Derrick has taught further comprising a second, heterogenous processor connected to said system bus via said interconnect means, wherein said second, heterogenous processor includes different physical component parameters and operational characteristics than said first processor, wherein said different physical component parameters include one or more of a higher number of cache levels, larger cache sizes, improved cache hierarchy, cache intervention, and larger number of on-chip processors (Derrick column 1 lines 15-57, column 3 lines 7-17).

- 4. Referring to claims 3 and 15 the combination of McCrory, Jayakumar, and Derrick has taught different levels of caches, cache states, and shared caches amongst processors (Derrick column 1 lines 15-57, column 3 lines 7-17).
- Referring to claims 4 and 17 McCrory has taught wherein said interconnect means is coupled to a system bus and comprises a plurality of buses for connecting additional processors to said system bus, and buses comprising a system data bus, base address bus, mast processor select bus, base snoop response bus, and extened snoop response bus (Derrick column 1 lines 15-column 2 line 22, column 3 lines 7-17), wherein each bus includes one or more pins that are set to indicate a particular condition (McCrory column 6 lines 9-65).
- 6. Referring to claims 5 and 18 the combination of McCrory, Jayakumar, and Derrick has taught wherein said master processor select bus includes a first set of pins, each connected to an added processor, wherein when one of said pins is set to an active state, the connected processors operates as master (McCrory column 2 lines 27-47, abstract, column 5 line 66-column 6 line 40; column 8 lines 42-50, column 7 lines 34-43; interrupt pins would be required to communicate the interrupts to the system).
- 7. Referring to claims 6 and 19 the combination of McCrory, Jayakumar, and Derrick has taught wherein said read operation is snooped by a second added processor with a cache line in R coherency state, the second added processor drives the extended snoop response bus (Derrick column 1 lines 15-column 2 line 22, column 3 lines 7-17).
- 8. Referring to claims 7 and 20 the combination of McCrory, Jayakumar, and Derrick has not explicitly taught wherein said operational characteristics includes an instruction ordering mechanism, and said first processor and second a processor utilizes a different one of a plurality

of instruction ordering mechanism from among in-order processing, out-of-order processing, and robust out-of order processing.

McCroy has taught taught wherein said operational characteristics includes frequency, and said second, heterogenous processor operates at a higher a frequency than said first processor (McCrory column 2 lines 27-47, abstract, column 5 line 66-column 6 line 8; the SMP includes processors from the same families, and from different families, which will be running at different clock speeds).

However, McCrory has taught using heterogenous processors from different families together in a SMP system (McCrory column 2 lines 27-47, abstract, column 5 line 66-column 6 line 40). Each card will employ a plurality of processors from the same family. And one of ordinary skill in the art would recognize that the different families of processors have different instruction execution techniques, including out-of-order techniques for instruction execution (i.e. DEC systems will not have the same ordering system as the Intel processors). And since certain families of processors would be picked by the designer for executing different types of applications, the families of processors included would simply be a design choice. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to include heterogeneous processors that include different instruction ordering techniques in the different processors because the processors used would be a design choice.

9. Referring to claims 8 and 16 the combination of McCrory, Jayakumar, and Derrick has taught wherein all caches are sectored into widths representing a smallest width cache line that is accessible within the overall system (Derrick column 1 lines 15-column 2 line 22, column 3 lines 7-17).

10. Referring to claim 9 the combination of McCrory, Jayakumar, and Derrick has taught further comprising a switch that provides direct point-to-point connection between said first processor and later added processors (McCrory column 2 lines 27-47, abstract, column 5 line 66-column 6 line 8, figure 3; all of the processors on separate cards are connected through the bus interface system in which they communicate with each other).

11. Referring to claim 10 the combination of McCrory, Jayakumar, and Derrick has taught a method for upgrading processing capabilities of a data processing system comprising:

providing a plurality of interrupt pins from a system bus on a system planar (McCrory column 8 lines 42-50, column 7 lines 34-43; interrupt pins would be required to communicate the interrupts to the system);

enabling direct connection of a new, heterogenous processor to said system planar via said interrupt pins (McCrory column 2 lines 27-47, abstract, column 5 line 66-column 6 line 40; the processors can be from different processor families altogether, or can be from the same family can be different processor models); and

interrupt pins coupled to said system bus that provide connection for at least one of said plurality of heterogenous processors (McCrory column 8 lines 42-50, column 7 lines 34-43; interrupt pins would be required to communicate the interrupts to the system);

providing support for full backward compatibility by said heterogenous processor when said processor comprises more advanced operational characteristics to enable said data processing system to operate as symmetric multiprocessor system (McCrory column 2 lines 27-47, abstract, column 5 line 66-column 6 line 40; the processors of the same family will be

Art Unit: 2183

backwards compatible with the other processors in the same family, the Intel 80486 and Pentium, which are discussed would have the Pentium being backwards compatible with the 80486).

McCrory has not taught enabling direct connection of a new, heterogenous processor to said system planar via said interrupt pins. Jayakumar has taught adding additional processors in an SMP environment (Jayakumar column 1 lines 10-26). Although Jayakumar has taught a traditional SMP environment, while McCrory has taught a heterogeneous SMP system, one of ordinary skill in the art at the time of the invention would recognize the benefit it adding additional processors, from different families, or from the same families of processors, to increase the resources and computing power of the system as a whole. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to enabling direct connection of a new, heterogenous processor to increase the system's processing power.

McCroy and Jayakumar has not taught:

An enhanced operating system (OS) that supports inter-processing operations between said first processor and said second processor including cache coherency operations based on a collective memory configuration of the SMP, wherein said OS logs operating characteristics and cache topology data of each processor connected to the interconnection means to calculate a most efficient work allocation among processors (;

and said second heterogeneous processor and provides system centric enhancements for inter-processor operations including cache intervention, prefetching, and intelligent cache states.

Derrick has taught:

An enhanced operating system (OS) that supports inter-processing operations between said first processor and said second processor including cache coherency operations based on a

Art Unit: 2183

collective memory configuration of the SMP, wherein said OS logs operating characteristics and cache topology data of each processor connected to the interconnection means to calculate a most efficient work allocation among processors (Derrick column 1 lines 15-57, column 3 lines 7-17);

and provides system centric enhancements for inter-processor operations including cache intervention, prefetching, and intelligent cache states (Derrick column 1 lines 15-57, column 3 lines 7-17). It would have been obvious to one of ordinary skill in the art at the time of the invention to provide an enhanced cache system for a system containing a plurality of processors. Derrick has taught how to provide optimized bus bandwidth for the caches (Derrick column 2 lines 4-22). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to provide an enhanced cache system.

- 12. Referring to claim 11 the combination of McCrory, Jayakumar, and Derrick has taught wherein said providing support includes implementing an enhanced system bus protocol to support said new, heterogenous processor (McCrory column 6 lines 9-65; the bus interface converter allow the different processors to communicate with each other in the system).
- 13. Claims 12-14 is rejected under 35 U.S.C. 103(a) as being unpatentable over McCrory and Derrick.
- 14. Referring to claim 12 the combination of McCrory and Derrick has taught a multiprocessor system comprising:

a plurality of heterogenous processors with different operational characteristics and physical topology connected on a system planar (McCrory abstract figure 3, column 5 line 66-column 6 line 8);

Art Unit: 2183

a system bus that supports system centric operations (McCrory column 2 lines 36-67);

interrupt pins coupled to said system bus that provide connection for at least one of said plurality of heterogenous processors (McCrory column 8 lines 42-50, column 7 lines 34-43; interrupt pins would be required to communicate the interrupts to the system); an enhanced system bus protocol that supports downward compatibility of newer processors that support advanced operational characteristics from among said plurality of processors to processors that do not support said advance operation characteristics (McCrory column 6 lines 9-65; the bus interface converter allow the different processors to communicate with each other in the system).

Wherein said interconnection means and said enhanced operating system support backward and forward compatibility amongst said first processor (McCrory column 2 lines 27-47, abstract, column 5 line 66-column 6 line 40; the processors of the same family will be backwards compatible with the other processors in the same family, the Intel 80486 and Pentium, which are discussed would have the Pentium being backwards compatible with the 80486). McCroy has not taught:

An enhanced operating system (OS) that supports inter-processing operations between said first processor and said second processor including cache coherency operations based on a collective memory configuration of the SMP, wherein said OS logs operating characteristics and cache topology data of each processor connected to the interconnection means to calculate a most efficient work allocation among processors (;

and said second heterogeneous processor and provides system centric enhancements for inter-processor operations including cache intervention, prefetching, and intelligent cache states.

Application/Control Number: 09/753,052 Page 11

Art Unit: 2183

Derrick has taught:

An enhanced operating system (OS) that supports inter-processing operations between said first processor and said second processor including cache coherency operations based on a collective memory configuration of the SMP, wherein said OS logs operating characteristics and cache topology data of each processor connected to the interconnection means to calculate a most efficient work allocation among processors (Derrick column 1 lines 15-57, column 3 lines 7-17);

and provides system centric enhancements for inter-processor operations including cache intervention, prefetching, and intelligent cache states (Derrick column 1 lines 15-57, column 3 lines 7-17). It would have been obvious to one of ordinary skill in the art at the time of the invention to provide an enhanced cache system for a system containing a plurality of processors. Derrick has taught how to provide optimized bus bandwidth for the caches (Derrick column 2 lines 4-22). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to provide an enhanced cache system.

- 15. Referring to claim 13 the combination of McCrory and Derrick has taught further comprising a switch that provides direct point-to-point connection between each of said plurality of processors and later added processors (McCrory column 2 lines 27-47, abstract, column 5 line 66-column 6 line 8, figure 3; all of the processors on separate cards are connected through the bus interface system in which they communicate with each other).
- 16. Referring to claim 14 the combination of McCrory and Derrick has not explicitly taught wherein said plurality of processors includes heterogenous processor topologies including

different cache sizes, cache states, number of cache levels, and number of processors on a single processor chip.

However, McCrory has taught using heterogenous processors from different families together in a SMP system (McCrory column 2 lines 27-47, abstract). Each card will employ a plurality of processors from the same family. And since certain families of processors would be picked by the designer for executing different types of applications, the families of processors included would simply be a design choice. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to include heterogeneous processors that include different cache systems and different cache sizes in the different processors because the processors used would be a design choice.

## Response to Arguments

17. Applicant's arguments with respect to claims 1-20 have been considered but are moot in view of the new ground(s) of rejection.

#### Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after

Art Unit: 2183

the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Charles A Harkness whose telephone number is 703-305-7579 and after 10/12/04 703-272-4167. The examiner can normally be reached on 8Flex.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 703-305-9712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Charles Allen Harkness

Examiner

Art Unit 2183

September 30, 2004

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

Page 13